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Abstract 
This paper presents a SU-8 zero-level packaging solution for post-CMOS poly-SiGe MEMS (p2-MEMS). Low 
thermal budget SU-8 based bonding methods are described. The shear tests for the bonded SU-8 structures on a 
poly-SiGe surface are performed to determine the relative adhesion strength. The results are compared to two related 
tests: SU-8 being bonded to silicon; and SU-8 being spin-coated and patterned directly onto silicon. The comparison 
indicates that thermo-compressively bonded SU-8 on poly-SiGe has a comparable adhesion strength to that of SU-8 
bonded onto silicon. A zero-level package is made and presented using this method.  
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1. Introduction 
SU-8 is known for its good chemical stability in conjunction with good mechanical and optical properties. It can 
be processed in a variety of thicknesses, ranging from submicron to several hundred microns in a low thermal 
budget [1]. Meanwhile, SiGe is investigated by several research groups for CMOS compatible MEMS [2] [3]. The 
idea of using SU-8 as a low thermal budget zero-level packaging material for the post-CMOS poly-SiGe MEMS (p2-
MEMS) shows a great potential. In this paper, a zero-level packaging solution for the p2-MEMS, based on thermo-
compressive SU-8 bonding technique, will be presented first. Then, the relative adhesion strength between the 
thermo-compressively bonded SU-8 to the SiGe surface will be investigated by a set of shear tests. A transfer 
bonding process is used to make the samples, and a certain pressure is applied on the samples while a close-loop 
controlled heating unit is used to maintain the correct thermal condition. The shear test results are compared to two 
related tests: SU-8 being bonded to silicon using thermo-compression; and SU-8 being spin-coated and patterned 
directly on silicon. The testing results and comparison will be presented. 
The fabrication process of the zero-level package is a single mask flip-chip solution. A lift-off step is first 
implemented to pattern the Cr adhesion layer on the glass wafer. Then, the epoxy cavity spacers are fabricated right 
on the Cr adhesion ring. The glass wafer will be diced and act as the ceiling of the final package. The individual 
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diced capping die is then flip-chip bonded to a bonding ring around one poly-SiGe MEMS array. Fig. 1 illustrates 
the conceptual packaging solution for the p2-MEMS structure. 
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Fig. 1. Conceptual illustration of the epoxy based packaging solution for 
the p2-MEMS structure. 
Fig. 2.  The transfer-bonding process flow for fabricating the 
SU-8 samples on the test surface. 
2. Experimental procedures 
2.1. Shear test 
To determine the bonding strength of this zero-level packaging solution, a set of shear tests are carried out. The 
shear tests for the bonded SU-8 structures on a poly-SiGe surface are compared with two related tests: SU-8 being 
bonded to silicon using thermo-compression; and SU-8 being spin-coated and patterned directly on silicon. Fig. 2 
illustrates the process flow for the manufacture of the shear test samples. Test structures are processed on the pyrex 
glass wafer with a LOR (modified PMGI resists) sacrificial layer. A transfer bonding is used to thermo-
compressively bond the SU-8 samples on the poly-SiGe surface. Certain pressure is applied on the sample while a 
close-loop controlled heating unit is used to maintain the correct thermal condition. Table 1 shows the major 
processing details for the fabrication of the bonding samples. 
Table 1. The major processing details for SU-8 bonding sample manufacture. 
Major steps Processing details 
Sacrificial layer spin coated LOR10B, 1500rpm, 30s; soft baked on hot hotplate 170grC ,5 min. 
SU-8 spacer layer spin coated, 50μm thick; soft bake at 65°C 90min; i-line exposure 60s; post exposure bake 60°C 90min. 
Thermo-comp. Bonding 3 bar vacuum pressure, 150°C 1h. 
LOR releasing 351 developer : water 1:3  diluted 
 
After the releasing and dicing of the test samples, a shear test tool is used as shown in Fig. 3. The tests were done 
on patterned SU-8 squares. A large number of samples were measured in order to cope with the spread in the 
recorded fracture forces. A typical example of the shear test experiment result is shown in Fig. 4. By slipping the tip 
across the surface without touching the sample, the friction force can be recorded first. After repositioning of the 
shear tip, the largest negative peak indicates the sum of the friction force and sample break force. Fig. 5 shows that 
the average adhesive strength of the SU-8 to the poly-SiGe is comparable with the adhesion strength of the SU-8 
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bonded on Silicon. Despite the relatively lower adhesion strength of SU-8 on SiGe, it is still sufficient for the zero-
level packaging. 
2.2. Zero-lever package fabrication for the p2-MEMS accelerometers 
The zero-level package is based on the above mentioned thermo-compressive method. The procedure starts with 
a lift-off step to make the Cr adhesion ring. Thereafter the epoxy layer is spin coated and patterned. Since the SU-8 
epoxy is a negative tone photo-resist [4], together with the implementation of the lift-off process, a single mask 
approach can be used. The thickness of the spacer is decided by the p2-MEMS device being capped. The array of p2-
MEMS capacitive accelerometers we are dealing with, have a thickness of less than 10 μm. The spacer thickness 
larger than 30 μm is sufficient to offer the cavity for the p2-MEMS accelerometers. In Fig. 6 (a), the bonding ring 
pattern for one device array is shown. The inner size of the bonding ring is 3250 μm by 5300 μm, with a ring 
thickness of 250 μm. Fig. 6 (b) shows the lift-off Cr adhesion ring patterns on the glass wafer. The pattern array is 
design to have a variety of ring thickness, ranging from 250 μm up to 500 μm. In Fig. 6 (c) the epoxy ring on top of 
the Cr ring can be observed. The round corners are made by square approximation to avoid large flash number 
during the mask making step. The epoxy corners are rounded by the low resolution effect [5]. The glass wafer is 
then diced with the epoxy bonding ring and flip chip bonded to the p2-MEMS die.  
 
         
(a)                                                         (b)                                                           (c) 
Fig. 6. (a) The bonding ring pattern on the p2-MEMS die, (b) Cr pattern on the glass wafer, (c) The epoxy bonding ring on the Cr adhesion layer. 





Fig. 3. Globe view of the shear test setup 
(shearing tip being amounted on the 
SENSY Load Cell, with sample placed 
on the two dimensional sample holder). 
Fig. 4. Typical shearing test voltage output 
from the SENSY 2712 load cell. 
Fig. 5. Summery of the Shearing strength of 
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Fig. 7 shows the SU-8 zero-level package made by this thermo-compressive bonding process.  In Fig. 7 (a) the 
glass ceiling of the package is clearly shown. This package is made on one copy of device arrays. The adjacent array 
on the left of the package is not capped, the packaging ring can be clearly seen. Fig. 7 (b) shows the gap beneath the 
glass ceiling which is decided by the thickness of the epoxy spacer. Based on this work, a variety of epoxy based 
candidates can be further investigated, both as the permanent and/or the temporary zero-level packaging solution. 
 
        
(a)                                                                                  (b) 
Fig. 7. SU-8 zero-level package made by the thermo-compressive bonding process 
4. Conclusion 
The idea of using SU-8 as a low thermal budget zero-level packaging material for p2-MEMS has been presented. 
A set of shear tests have been carried out to determine the relative bonding strength between the SU-8 samples and 
the poly-SiGe surface. A transfer bonding has been used to thermo-compressively bond the SU-8 samples on the 
poly-SiGe surface. After release and dicing of the test samples, a shear test tool is used. The test results show that 
the average adhesive strength of SU-8 to poly-SiGe is comparable with the adhesion strength of SU-8 bonded on 
Silicon. Thereafter, the epoxy based zero-level packages have been realized successfully using this thermo-
compressive bonding method.  
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